Design of multioperand carry-save adders for arithmetic modulo (2 n +1)
Alexander Skavantzos · Electronics Letters · 1989
We present the design of a multioperand adder for arithmetic modulo (2n+1). Such an adder will be using the carry-saving approach and will mainly consist of a group of full adders operating in parallel.