Current Mode Logic Testing of XOR/XNOR Circuit: A Case Study
Mona M. Fouad, Hassanein Hamed Amer, Ahmed Hassan Madian, Mohamed Bakr Abdelhalim · Circuits and Systems · 2013
This paper investigates the issue of testing Current Mode Logic (CML) gates. A three-bit parity checker is used as a case study. It is first shown that, as expected, the stuck-at fault model is not appropriate for testing CML gates. It is then proved that switching the order in which inputs are applied to a gate will affect the minimum test set; this is not the case in conventional voltage mode gates. Both the circuit output and its inverse have to be monitored to reduce the size of the test set.