A new systolic design for digital IIR filters
Jayadeva · IEEE Transactions on Circuits and Systems · 1990
Two systolic implementations of digital IIR filters are presented and compared with the designs of W. Luk and G. Jones (1988). It is shown that they represent a general class of systolic filters which reduce to canonical delay implementations in the limit.>