NOR-Gate Binary Adder with Carry Completion Detection
Stanislaw Majerski, Michal Wiweger · IEEE Transactions on Electronic Computers · 1967
This paper presents a parallel binary NOR-gate adder circuit with carry completion detection. The circuit consists of identical one-position adders. The number of NOR gates in the adder carry line is equal to the number of one-position adders, i.e., half that of any other known solution consisting of one-position adders. The solution is very economical. A one-position adder contains only six NOR gates, and the detection circuit has approximately half a NOR gate for every adder position.