Hardware experiments with CISC and RISC computer architectures
Allan G. Bromley · 1996
A range of experiments is described through which third year students can gain familiarity with some of the hardware aspects of CISC and RISC computer processor designs in a hardware laboratory.The hardware experiments are intended to complement lectures and simulation exercises to give a well rounded appreciation of hardware design issues.