A low-power IP design of Viterbi decoder with dynamic threshold setting
Yiming Lin, Wan-Ching Liu, Li-Yuan Chang, Chih‐Yuan Lien, Pei‐Yin Chen, Shung-Chih Chen · 2010
In this paper, a low-power design of Viterbi decoder is presented. Based on the adaptive Viterbi algorithm, we use a dynamic setting method to set various threshold values for different decoding stages under a particular SNR and efficient reduce the average number of survivor paths. Furthermore, a flexible soft intellectual property core and an auxiliary software system for low-power Viterbi decoder are proposed. In the VLSI realization, we apply the clock-gating technique to disable the activation of registers for nonsurvivor paths. Hence, the power consumption can be reduced. Compared with others, our design requires the lower power consumption for the same SNR condition.