Register-sensitive selection, duplication, and sequencing of instructions
Vivek Sarkar, Mauricio J. Serrano, Barbara B. Simons · 2001
In this paper, we present a new framework for selecting, duplicating and sequencing instructions so as to decrease register pressure. The motivation for this work is to target current and future high-performance processors where reductions in register pressure in the compiled programs can lead to improved performance.