On Reachable State Space Reduction for Formal Validation of Scan-based Systems
Andrei Lobov, Corina Popescu, Jose Luis Martinez Lastra · 2006
In search for optimal validation techniques, researchers try to simplify the modeling and analysis processes. Generally, the simplification is based on compact and focused problem representation, where the information may be abstracted according to the set of predefined constrains. This paper discusses the application of state space reduction to formal models of a scan-based system and in particular to Programmable Logic Controller (PLC).