Efficient low-density parity-check decoding
R. Bresnan · 2004
We have identified patterns in the decoding process, which can be exploited to decrease the power consumption of the LDPC sum-product decoder. Results of simulations are produced with the proposed variations for the binary case demonstrating up to 40 % power saving, while suffering a modest performance loss.