Physical optimization for FPGAs using post-placement topology rewriting
Val Pevzner, Andrew A. Kennings, Andy Fox · 2009
Due to poor correlations between pre- and post-placement timing analysis, many post-placement optimization strategies have been proposed for the FPGA CAD flow to improve circuit performance. Typically, these methods depend on logic duplication or decomposition methods combine together with incremental placement.