Concurrent faulty clock detection for crypto circuits against clock glitch based DFA
Hiroaki Igarashi, Youhua Shi, Masao Yanagisawa, Nozomu Togawa · 2013
In this paper, a concurrent faulty clock detection method is proposed for crypto circuits against clock glitch based differential fault analysis (DFA). In the proposed method, a nonlogic buffer-based delay chain is inserted, and then by monitoring the delay along the delay chain, a possible clock glitch based DFA can be detected. Experimental results on an AES circuit show that the proposed method can successfully detect clock glitch based attacks, and the required area overhead is only 0.47% that is much smaller than previous works.