A Methodology for Testing Arbitrary Bilateral Bit‐Level Systolic Arrays
S. Bandyopadhyay, A. Sengupta, Bhaswar B. Bhattacharya · VLSI design · 1996
In this paper, we discuss the controllability and observability issues in bilateral bit‐level systolic arrays. We have introduced a new concept—‘Sj‐controllability in M steps’, which is somewhat analogous to the concept of C‐testability and refers to the fact that all the cells in the array can be set to the state Sj in at most M steps after initialization. Systolic arrays where the value of M is independent of the length, of the array are characterized. Our testing procedure is based on partitioning the array into several identical subarrays which allows us to apply a repetitive pattern of tests and propagate test outcome to the observable extremities so that every cell in the array is tested by a minimum sequence of tests. Based on this concept,we have developed a set of sufficient conditions for an arbitrary bilateral bit‐level systolic array to be testable for single faults.