Synthesis of topology configurations and deadlock free routing algorithms for ReNoC-based systems-on-chip
Matthias Bo Stuart, Mikkel Bystrup Stensgaard, Jens Sparsø · 2009
In the near future, generic System-on-Chip (SoC) platforms will be replacing custom designed SoCs. Such generic platforms require a highly flexible interconnect in order to support a wide variety of applications. The ReNoC architecture provides this by allowing power efficient, application specific topologies to be configured on top of a fixed but reconfigurable physical architecture through a mixture of packet switching and physical circuit switching.