The analysis of the performance of nanometer intellectual property blocks based on interval simulation
S. V. Gavrilov, O.N. Gudkova, Alexander Stempkovskiy · Russian Microelectronics · 2013
The problems of logic and timing analysis, arising in the design and optimization stages of complex functional VLSI units, are considered. The new method of logic and timing simulation of CMOS circuits from interval estimates, which ensure the integration of two contrary approaches to solving the problem of the performance analysis, namely, the analysis of critical paths and simulation of test sequences, is proposed. The selection of the interval approach is determined by the substantial increase in specific weights of parameter variations of nanometer elements in the timing calculations.