Math2Mat: From Octave/Matlab to VHDL
Yann Thoma, Etienne Messerli, Michel Starkier, Daniel Molla, Sebastien Masle, Christophe Bianchi, Oliver Gubler, Claude Magliocco, Philippe Crausaz, Samuel Tache, Denis Pretre, Gregory Trolliet · 2012
Math2Mat aims at automatically generating a VHDL description of a mathematical description written in Octave/Matlab. The generation creates a synthesizable RTL description using floating point operators (32 or 64 bits) combined in a fully pipelined way. Emphasis is put on the throughput attainable by the design, especially in the ”for loop” implementation. The software also offers a graphical user interface, letting the developer manage the different parameters before generation. Verification can also be launched from the software, a SystemVerilog testbench being automatically generated.