Some Experiments in Test Pattern Generation for FPGA-Implemented Combinational Circuits
M. Renovell, J.M. Portal, P. Faure, Joan Figueras, Y. Zorian · Symposium on Integrated Circuits and Systems Design · 2000
This paper studies the test pattern generation problem for FPGA implemented combinational circuits. General definitions concerning the specific problem of testing RAM-based FPGAs are first given such as the important concept of manufacturing-oriented test procedure, application-oriented test procedure and AC-non-redundant fault. Then, the test pattern generation problem is discussed and it is pointed out that a high AC-non-redundant fault coverage can be obtained only by using an adequate FPGA representation. It is also shown that test pattern generation performed on the FPGA representation can be significantly accelerated by different techniques. A procedure called TOF is described to validate the proposed approach on benchmark circuits.