Folding and unrolling systolic arrays (Preliminary Version)
K. Culik, Jan K. Pachl · 1982
This paper is about two constructions for transforming planar systolic arrays. By a systolic array we mean a uniformly structured processor configuration that allows only local communication (between neighbour processors) and supports high throughout by pipelining. Such configurations are suitable for VLSI implementation [4, 5].