A Model For The Analysis Of Fault-Tolerant Signal Processing Architectures
Vivek Nair, Jacob A. Abraham · Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · 1988
This paper develops a new model, using matrices, for the analysis of fault-tolerant multiprocessor systems. The relationship between processors computing useful data, the output data, and the check processors is defined in terms of matrix entries. Unlike the matrix-based models proposed previously for the analysis of digital systems, this model uses only numerical computations rather than logical operations for the analysis of a system. Algorithms to evaluate the fault detection and location capability of the system are proposed which are much less complex than the existing ones. The new model is used to analyze some fault-tolerant architectures proposed for signal-processing applications.