Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing
Nikita Nikitin, Satrajit Chatterjee, Jordi Cortadella, Michael Kishinevsky, Umit Yusuf Ogras · 2010
The architecture definition, design, and validation of the interconnect networks is a key step in the design of modern on-chip systems. This paper proposes a mathematical formulation of the problem of simultaneously defining the topology of the network and the message routes for the traffic among the processing elements of the system. The solution of the problem meets the physical and performance constraints defined by the designer. The method guarantees that the generated solution is deadlock free. It is also capable of automatically discovering topologies that have been previously used in industrial systems. The applicability of the method has been validated by solving realistic size interconnect networks modeling the typical multiprocessor systems.