VHDL based design methodology for hierarchy and component re-use
Polen Kission, Hong Wei Ding, Ahmed A. Jerraya · 2002
This paper presents a VHDL specification methodology aimed to extend structured design methodologies to the behavioral level. The goal is to develop VHDL modeling strategies in order to master the design and analysis of large and complex systems. Structured design methodologies are combined with AMICAL, a VHDL based behavioral synthesis tool, in order to allow hierarchical design and component re-use.