A systolic processing element for speech recognition
Neil H. E. Weste, David C. Burr, Bryan D. Ackland · 1982
An integrated 16b CMOS processor designed for systolic array processing, with programmable processors, capable of performing the pattern matching required for speech recognition of up to 25,000 words per second will be described.