Analysis of a double latch synchroniser circuit
Todd A. Jackson, Alexander Albicki · Electronics Letters · 1989
A model for a synchroniser composed of two serially connected D-latches is constructed and analysed to determine the mean time between failures. The analysis demonstrates that the best synchroniser reliability is obtained using a single-latch synchroniser.