A Hybrid Real-time Fault-tolerant Scheduling Algorithm for Partial Reconfigurable System
Jinyong Yin, Boxiang Zheng, Zhongyi Sun · Journal of Computers · 2012
Abstract—Partial reconfigurable system is an architecture consisting general purpose processors and FPGAs, in which FPGA can be reconfigured in run-time. Based on the architecture, software tasks and hardware tasks that are executed on processor and FPGA respectively co-exist. In this paper, a real-time fault-tolerant scheduling algorithm is proposed to schedule software/hardware hybrid tasks. In the algorithm, the sufficient condition for schedulable hybrid tasks is derived from analyzing system operation conditions when the first deadline is missed, and rollback/recovery and TMR approaches are used respectively to schedule software subtasks and hardware subtasks for fault tolerance. The experimental results demonstrate that all deadlines of accepted hybrid tasks are met and processor’s utilization ratio is increased greatly compared with that of the exiting approaches when multiple faults occur. Index Terms—Partial reconfigurable system, Real-time scheduling algorithm, Fault-tolerant scheduling algorithm,