VEST - An intelligent tool for timing SoCs verification using UML timing diagrams
Andrzej Pułka, Adam Milik · 2008
The paper concerns problems of the formal verification of timings in complex electronic devices - systems on chip (SoC). The authors discuss various approaches to complex systems verification. The formal procedures for systems timings checking are presented. The models are defined as models of computation in the heterogeneous (HDL/SystemC/MATLAB) environment. The verification process is performed on intermediate UML descriptions. The methodology makes use of timing diagrams introduced to UML 2.x standard. The entire system works under VEST (verification expert system tool) implemented in PROLOG. Some experiments and results concerning communication within AMBA-bus based platform are considered.