Fast Modulo 2^{n} - (2^{n - 2} + 1) Addition: A New Class of Adder for RNS
Rachit Patel, Mohammed Benaissa, Said Boussakta · IEEE Transactions on Computers · 2007
Efficient modular adder architectures are invaluable to the design of residue number system (RNS)-based digital systems. For example, they are used to perform residue encoding and decoding, modular multiplication, and scaling. This work is a first in the literature on modulo 2n-(2n-2+1) addition. The algebraic properties of such moduli are exploited in the derivation of the proposed fast adder architecture. Actual VLSI implementations using 130 mm CMOS technology show that our adder significantly outperforms the most competitive generic modular adder design over the entirety of the power-delay-area space