Built-in test for complex digital integrated circuits
B. Konemann, G. Zwiehoff, J. Mucha · IEEE Journal of Solid-State Circuits · 1980
A method for testing the logic function of complex digital integrated circuits is presented. The extra hardware needed is kept minimal by functional conversion of already existing components (e.g., registers). The feasibility of the proposed method is demonstrated by results from both hardware simulation and logic simulation. The method is based on an adapted version of signature analysis, and on circuit partitioning (the structure of VLSI circuits is assumed to be inherently modular).