On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST
Akihiro TOMITA, Xiaoqing Wen, Yasuo Satô, Seiji Kajihara, Patrick Girard, Mark Mohammad Tehranipoor, L.-T. Wang · 2013
The applicability of at-speed scan-based logic built-in self-test (BIST) is being severely challenged by excessive capture power that may cause erroneous test responses for good chips. Different from conventional low-power BIST, this paper is the first that has explicitly focused on achieving capture power safety with a practical scheme called capture-power-safe BIST (CPS-BIST). The basic idea is to identify all possibly erroneous test responses and use the well-known technique of mask (partial-mask or full-mask) to block them from reaching the MISR. Experiments with large benchmark and industrial circuits show that CPS-BIST can achieve capture power safety with negligible impact on both test quality and area overhead.