Implementing Sparc in ECL
Emil W. Brown, Ar. Shriya Agrawal, Trevor Creary, Michael F. Klein, Dave Murata, Joseph Petolino · IEEE Micro · 1990
A joint development project that implemented Sun Microsystems' scalable processor architecture (Sparc) with Bipolar Integrated Technology's bipolar emitter-coupled logic (ECL) is described. The authors review both ECL technology and the features of BIT's ECL technique and discuss how board and cache considerations influenced the chip designs. Also discussed are the integer unit pipeline, system interface signals, and coprocessor interface. The chip set, now completed, performs at a level equal to large mainframe computers and approaches that of today's supercomputers.>