Study on the Decoder for Reed-Solomon (255, 239) Code
Yue Tao Ge, Xiao Ming Liu, Xiao Tong Yin · Applied Mechanics and Materials · 2013
Reed Solomon code is described as a theoretical decoder that corrected errors by finding the most popular message polynomial. The Verilog language is applied to descript decoding algorithm. Cyclone series FPGA EP1C6Q240C8 is adopted as a core of hardware platform and a serial port communication part is used to receive input error correction data. The results show that it can successfully correct eight errors, which is the limitation of error correction. With the RS decoder, it can ensure that the strong error correction capability and fast speed.