OXC Hardware Scale Reduction Attained by Using Interconnected Subsystem Architecture
Yuto Iwai, Hiroshi Hasegawa, Ken‐ichi Sato · 2013
We significantly reduce OXC hardware scale by utilizing our interconnected subsystem architecture. It basically matches the routing capability of the conventional architecture but with more than 75% fewer WSSs.