Test point insertion
Chih-Chang Lin, Malgorzata Marek-Sadowska, Kwang-Ting Tim Cheng, Mike Tien-Chien Lee · 1996
We propose a low-overhead scan design methodology which employs a new test point insertion technique to establish scan paths through the functional logic.The technique re-uses the existing functional logic; as a result, the design-for-testability (DFT) overhead on area or timing can be minimized.In this paper we show an algorithm which considers the test point insertion for reducing the area overhead for the full scan design.We also discuss its application to timing-driven partial scan design.