The design and simulation of array multiplier improved with pipeline techniques
Zhong-ye Yang, Jinqiu Xiao · 2011
In this paper, the time complexity of two's complement Array Multiplier has been analyzed. Based on the analysis, a method for improving the performance of Array Multiplier with pipeline has been discussed, and the modeling of it has been built with VHDL. Furthermore, the conclusion of Simulation and function verification has been given.