Automatic Test Generation Methods for Large Scale Integrated Logic
Edwin R. Jones, C. Hugh Mays · IEEE Journal of Solid-State Circuits · 1967
Methods for generating tests for combinatorial and sequential logic circuits are discussed. A survey of existing techniques is given. An integrated approach that uses many of the existing methods plus new techniques is described and illustrated.