The X-MatchLITE FPGA-based data compressor
Jose Luis Nunez-Yanez, Claudia Feregrino, S. Bateman, Simon Jones · Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium · 1999
This paper introduces a hardware amenable algorithm for lossless data compression and a highly integrable architecture which enables Gbit/s compression using contemporary ASIC technology. An FPGA prototype of the architecture is presented. A comparison between this prototype and the full version of the system is made together with the details of the engineering decisions needed to successfully realize an ASIC compressor in FPGA technology.