High-Speed Data Acquisition System Based on FPGA in Missile-Borne Test System

Ming Yu Zhou, Xuan Chang Zhou, Guang Yu Zheng, Shu Sheng Peng · Applied Mechanics and Materials · 2013

In this paper, a high-speed data acquisition system based on FPGA is introduced, which has three different channels with one 5Msps sampling rate and 3×256Mb NAND FLASH. This system is controlled by a large scale FPGA chip from Xilinx Inc., XC3S500E-4FG320C. The collected data are first stored in nonvolatile flash on this fuse in-orbit and imported into a USB disk after down-falling. The main hardware and software design of each module are introduced in detail. Experiment results are shown in the final chapter.

Read the paper · More papers on PaperTik