Design and Implementation of a Quadruple Floating-point Fused Multiply-Add Unit
Jun He, Zhu Ying · Proceedings of the 2nd International Conference on Computer Science and Electronics Engineering (ICCSEE 2013) · 2013
High precision and high performance floating-point unit is an important research object of high performance microprocessor design.According to the characteristic of quadruple precision (QP) floating-point data format and research on double precision floating-point fused multiply-add (FMA) algorithms, a high performance QPFMA is designed and realized, which supports multiple floating-point arithmetic with a 7 cycles pipeline.By adopting dual adder and improving on algorithm architecture, optimizing leading zero anticipation and normalization shifter logic, the latency and hardware cost is decreased.Based on 65nm technology, the synthesis results show that the QPFMA can work at 1.2GHz, with the latency decreased by 3 cycles, the gate number reduced by 18.77% and the frequency increased about 11.63% comparing to current QPFMA design, satisfying the requirements of high performance processor design.