Tuning logic simulators for timing analysis
Dejan Maksimović, Vanco B. Litovski · Electronics Letters · 1999
simulator framework and HDL modelling mechanism needed for its implementation are proposed. The method is implemented using the simulator Alecsis and its efficiency is demonstrated on a set of ISCAS'85 benchmark circuits.