Analysis of one-step majority logic decoding under correlated data-dependent gate failures
Srdan S. Brkic, Predrag Ivaniš, Bane V. Vasic · 2014
In this paper we present analysis of one-step majority logic decoders made of unreliable components in the presence of data-dependent gate failures. Gate failures are modeled by a Markov chain, and based on the combinatorial representation of the fault configurations, a closed-form expression for the average bit error rate is derived for a regular LDPC code ensemble. Presented analysis framework is then used for obtaining upper bounds on decoding performance under timing errors.