Test Power Analysis at Register Transfer Level

Ivano Midulla, Chouki Aktouf · Journal of Low Power Electronics · 2008

This paper presents a new solution which allows the analysis of early in the design process. The solution is structured on existing design tools and bring new capabilities in qualifying an RTL design as test power compliant or not. By using typical case it is shown how much the association between existing design tools and a new technology which inserts DFT at RTL augments existing design flows and helps in pinpointing and correcting problems.

Read the paper · More papers on PaperTik