Hybrid-SBST Methodology for Efficient Testing of Processor Cores
N. Kranitis, Andreas Merentitis, George E. Theodorou, Antonis Paschalis, Dimitris Gizopoulos · IEEE Design & Test of Computers · 2008
In this article, we introduce a hybrid-SBST methodology for efficient testing of commercial processor cores that effectively uses the advantages of various SBST methodologies. Self-test programs based on deterministic structural SBST methodologies combined with verification-based self-test code development and directed RTPG constitute a very effective H-SBST test strategy. The proposed methodology applies directed RTPG as a supplement to improve overall fault coverage results after component-based self-test code development has been performed.