Derivation of Minimal Test Sets for Monotonic Logic Circuits
Ramaswami Dandapani · IEEE Transactions on Computers · 1973
It is shown that the number of maximal false vertices and minimal true vertices is the minimum number of tests required to detect all s-a-1 and s-a-0 faults in any irredundant two-level realization of a 2-monotonic function.