Computer-aided design of fault-tolerant VLSI systems

Ramesh Karri, Karin Högstedt, Alex Orailoğlu · IEEE Design & Test of Computers · 1996

The authors present a flexible methodology for compiling an algorithmic description into an equivalent fault-tolerant VLSI circuit and a CAD framework embodying this methodology. Experimental designs illustrate and validate algorithms for automated synthesis of ICs featuring either self-recovery capability or enhanced reliability.

Read the paper · More papers on PaperTik