Cellular nonlinear network implementation for nonlinear B-template
A. Paasio, Kari A. I. Halonen · 2002
A design for a nonlinear B-template is overviewed. The design is targeted for a 0.25 micron digital CMOS process. The transistor level schematics are given together with simulation results. Also the layout is reported.