Power efficient MPEG-4 decoder architecture featuring low-complexity error resilience
H.I. Byun, M.Y. Jeon, Jun-Hyup Seo, K.W. Lee, S.H. Lee, B.H. Kang · 2003
A media processor supporting MPEG-4 SP@LI and H.263 baseline has been developed. This processor includes a RISC core, dedicated video decoding hardware, audio/voice decoder, post processor, and some peripherals. In order to increase flexibility and reduce power dissipation, separated bus architecture, which may minimize the bus transaction, is adopted. An enhanced error resiliency is also equipped for error-prone environment, and additional innovative low-power design techniques are applied for portable applications. This processor was integrated in a 0.25/spl mu/m CMOS PLM process and contains 900K gates on 45mm/sup 2/ die with 50mW power dissipation at 27MHz.