A tester-on-chip implementation in 0.18μ CMOS utilizing a MEMS interface
Rashid Rashidzadeh, Majid Ahmadi, William Cameron Miller · 2003
This paper proposes a new technique for testing a core based system-on-chip (SoC). The novel feature of the approach is the use of a SoC implementation of a tester-on-chip (ToC) together with a microelectromechanical systems (MEMS) test socket instead of traditional test head. This method greatly reduces transmission line effects and supports high speed bi-directional testing. A tester-on-chip is installed in a fixed MEMS socket and connects to the die-under-test (DUT) via a removable MEMS interface. At-speed tests are carried out inside the ToC, while test results and control signals are transferred between the automatic test equipment (ATE) and ToC at low speed. Our approach eliminates the necessity of using matched impedance interfaces, costly test heads and a high-speed ATE for SoC testing and dramatically decreases the cost of SoC testing. The results in this paper are based on design and simulation studies.