An approach to testing 200 ps echo clock to output timing on the double data rate synchronous memory
D. Van Dinh, V. Rabitoy · 2002
This paper describes an approach to testing DDR echo clock outputs and transfer data specifications. Tester accuracy issues create difficulty in guaranteeing the 200 ps spec timing between these two groups of outputs. This approach will find the balance between accurate testing and test costs.