Templates for synthesis from VHDL
Zainalabedin Navabi, J. Spillane · Third Annual IEEE Proceedings on ASIC Seminar and Exhibit · 2002
Two templates for synthesizable VHDL description styles and their corresponding hardware are presented. One style is at the dataflow level with an explicit clocking scheme. The other uses behavioral VHDL for describing functionality and dataflow for architectural specification.>