Low Power Design Methodology based on Architecture and Circuit Level Optimization
Sang-Jin Hyun, Dong–Sun Kim, Tae-Ho Hwang, Yun-Sik Lee · ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications · 2009
The purpose of this paper is to propose the methodology of Low-Power circuit design in the aspect of the architecture and circuit level. Recently, more rapid computations are very important event in DSP, image processing and multi-purpose processor. So, it is very important to reduce power consumption in digital circuits and to maintain computational throughput. In this reason, Design experience and research in the early 190s has demonstrated that doing so requires a “power conscious” design methodology that addresses dissipation at every level of the design hierarchy. Evidently many pass transistor logic are proposed for reducing the power consumption and circuit size. In this paper, we introduce the methodologies for low-power using pass-transistor and SSD (Signal Dependency Diagram) technique for parallel and pipelined architecture.