Verilog Styles for Synthesis of Digital Systems

David R. Smith, Paul D. Franzon · Medical Entomology and Zoology · 2019

From the Publisher: Features: The piece covers style recommendations specifically oriented to synthesis, illustrated with practical working examples, and easily accessible to the reader. It introduces the use of the simulator and then the synthesizers at the earliest practical point; therefore giving the reader the perspective of working with a small design all the way through high level simulation. Large number of examples; from 100-100k gate equivalents. Topics covered include; Synopsys, Altera, Xilinx, and the standard cell.

Read the paper · More papers on PaperTik