A data-replace-controlled cache memory system and its performance evaluations
Nobuhiro Maki, K. Hoson, Akira Ishida · 2003
We present a novel cache memory system to reduce cache miss ratio. It enables the cache to lock or release the data in it by software controls. The paper describes its overall hardware and programming directions and also shows performance evaluations. The results show that the computer with this system can reduce the cache misses by up to 60.9% and can execute faster than a computer with a conventional cache.